



8592813 00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Wendell P. Noble et al.

Title: ULTRA HIGH DENSITY FLASH MEMORY

Docket No.: 303.330US3

Serial No.: 09/866,938 -

Filed: May 29, 2001

Due Date: N/A

Examiner: Jack Chen

Group Art Unit: 2813


Commissioner for Patents
Washington, D.C. 20231

We are transmitting herewith the following attached items (as indicated with an "X"):

A return postcard.
 A Supplemental Information Disclosure Statement (1 pg.), Form 1449 (6 pgs.), and copies of 120 cited references.
 A Communication Concerning Co-Pending Applications (3 pgs.).

Please consider this a PETITION FOR EXTENSION OF TIME for sufficient number of months to enter these papers and please charge any additional required fees or credit overpayment to Deposit Account No. 19-0743.

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

By: 
Atty: Raymond R. Berdie
Reg. No. 50,769

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner for Patents, Washington, D.C. 20231, on this 7 day of May, 2002.

Mena Upnes
Name

Mena Upnes
Signature

Customer Number 21186

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.

P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)

(GENERAL)

S/N 09/866,938



PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Wendell P. Noble et al.

Examiner: Jack Chen

Serial No.: 09/866,938

Group Art Unit: 2813

Filed: May 29, 2001

Docket: 303.330US3

Title: ULTRA HIGH DENSITY FLASH MEMORY

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents

Washington, D.C. 20231

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Supplemental Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. § 1.97(b), it is believed that no fee or statement is required with the Supplemental Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Account No. 19-0743 in order to have this Supplemental Information Disclosure Statement considered.

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

WENDELL P. NOBLE ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 371-2169

Date 5-7-2002

By Raymond R. Berdie

Raymond R. Berdie
Reg. No. 50,769


CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 7 day of May, 2002.

Name Mirna Johnson

Signature Mirna Johnson

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)		Complete if Known	
		Application Number	09/866938
		Filing Date	May 29, 2001
		First Named Inventor	Noble Jr., Wendell
		Group Art Unit	2813
		Examiner Name	Chen, Jack
Sheet 1 of 6		Attorney Docket No: 00303.330US3	

**US PATENT DOCUMENTS**

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-3657575	04/18/1972	Taniguchi, K., et al	307	304	03/15/1971
	US-3806741	04/23/1974	Smith,	307	304	05/17/1972
	US-4051354	09/27/1977	Choate, W. C.	235	312	07/03/1975
	US-4252579	02/24/1981	Ho, I. T., et al	148	174	05/07/1979
	US-4604162	08/05/1986	Sobczak, Z.	156	657	12/23/1985
	US-4920515	04/24/1990	Obata, Takeo	365	189.08	10/19/1988
	US-4929988	05/29/1990	Yoshikawa, K.	357	23.5	08/23/1988
	US-4958318	09/18/1990	Harari, Eliyahou	365	149	07/08/1988
	US-4987089	01/22/1991	Roberts,	437	34	07/23/1990
	US-5006909	04/09/1991	Kosa, Yasunobu	357	23.6	10/30/1989
	US-5017504	05/21/1991	Nishimura, et al	437	40	04/21/1989
	US-5021355	06/04/1991	Dhong, et al	437	35	05/18/1990
	US-5028977	07/02/1991	Kenneth, et al	357	43	06/16/1989
	US-5057896	10/01/1991	Gotou, H.	357	49	05/30/1989
	US-5072269	12/10/1991	Hieda, Katsuhiko	357	23.6	03/15/1989
	US-5110752	05/05/1992	Lu,	437	47	07/10/1991
	US-5128831	07/07/1992	Fox III, Angus C, et al	361	396	10/31/1991
	US-5156987	10/20/1992	Sandhu, et al	437	40	12/18/1991
	US-5177576	01/05/1993	Kimura, Shinichiro , et al	257	71	05/06/1991
	US-5202278	04/13/1993	Mathews, et al	437	47	09/10/1991
	US-5216266	06/01/1993	Ozaki, Hiroji	257	302	04/09/1991
	US-5223081	06/29/1993	Doan	156	628	07/03/1991
	US-5266514	11/30/1993	Tuan, H., et al	437	52	12/21/1992
	US-5292676	03/08/1994	Manning,	437	46	07/29/1992
	US-5316962	05/31/1994	Matsuo, N., et al	437	52	08/06/1992
	US-5320880	06/14/1994	Sandhu, G. S., et al	427	578	11/18/1993
	US-5385854	01/31/1995	Batra, et al	437	41	07/15/1993
	US-5392245	02/21/1995	Manning	365	200	08/13/1993
	US-5409563	04/25/1995	Cathey	156	643	02/26/1993
	US-5414287	05/09/1995	Hong, G.	257	316	04/25/1994
	US-5427972	06/27/1995	Shimizu, Masahiro , et al	437	52	04/18/1990
	US-5432739	07/11/1995	Pein, Howard B.	365	185	06/17/1994
	US-5445986	08/29/1995	Hirota, T.	437	60	09/01/1994
	US-5451889	09/19/1995	Heim, Barry B., et al	326	81	03/14/1994
	US-5460988	10/24/1995	Hong, Gary	437	43	04/25/1994
	US-5483094	01/09/1996	Sharma, U. , et al	257	316	09/26/1994
	US-5495441	02/27/1996	Hong, G.	365	185.01	05/18/1994
	US-5502629	03/26/1996	Ito, Hidenobu, et al	363	60	03/28/1995

EXAMINER**DATE CONSIDERED**


Substitute Disclosure Statement Form (PTO-1449)

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 809. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)



Sheet 2 of 6

Complete if Known

Application Number	09/866938
Filing Date	May 29, 2001
First Named Inventor	Noble Jr., Wendell
Group Art Unit	2813
Examiner Name	Chen, Jack

Attorney Docket No: 00303.330US3

US-5508542	04/16/1996	Geiss, et al	257	301	10/28/1994
US-5519236	05/21/1996	Ozaki, Tohru	257	302	06/27/1994
US-5563083	10/08/1996	Pein, Howard B.	437	43	04/21/1995
US-5574299	11/12/1996	Kim, Hyoung-sub	257	296	06/29/1995
US-5616934	04/01/1997	Dennison, et al	257	67	03/22/1996
US-5640342	06/17/1997	Gonzalez,	365	156	11/20/1995
US-5641545	06/24/1997	Sandhu, G. S.	427	573	06/07/1995
US-5644540	07/01/1997	Manning,	365	200	02/17/1995
US-5646900	07/08/1997	Tsukude, et al	365	205	01/11/1996
US-5691230	11/25/1997	Forbes, L.	437	62	09/04/1996
US-5705415	01/06/1998	Orlowski, Marius K., et al	437	43	10/04/1994
US-5789967	08/04/1998	Katoh, Yoshiyuki	327	408	04/01/1996
US-5821796	10/13/1998	Yaklin, D., et al	327	313	09/23/1996
US-5852375	12/22/1998	Byrne, T., et al	327	108	02/07/1997
US-5874760	02/23/1999	Burns Jr., S. M., et al	257	315	01/22/1997
US-5909618	06/01/1999	Forbes, L., et al	438	242	07/08/1997
US-5914511	06/22/1999	Noble, W. P., et al	257	302	10/06/1997
US-5943267	08/24/1999	Sekariapuram, S., et al	365	185.28	06/12/1998
US-6172391	01/09/2001	Goebel, Bernd	257	305	08/27/1998
US-6221788	04/24/2001	Kobayashi, H., et al	438	762	12/18/1998
US-6255708	07/03/2001	Sudharsanan, R., et al	257	428	10/10/1997

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²
	JP-63-066963	03/25/1988	Minegishi, K.	HO1 L	27/10	
	JP-2000-164883	06/16/2000	Yamazaki, S., et al	HO1L	29/786	

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS


Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		ASAI, S., et al., "Technology Challenges for Integration Near and Below 0.1 micrometer", <u>Proceedings of the IEEE</u> , 85(4), Special Issue on Nanometer-Scale Science & Technology, (Apr. 1997), 505-520	
		ASKIN, H.O., et al., "Fet Device Parameters Compensation Circuit", <u>IBM Technical Disclosure Bulletin</u> , 14, (December 1971), 2088-2089	
		BLALOCK, T..N., et al., "A High-Speed Sensing Scheme for 1T Dynamic RAM's Utilizing the Clamped Bit-Line Sense Amplifier", <u>IEEE Journal of Solid-State Circuits</u> , 27(4), (April 1992), pp. 618-624	

EXAMINER

DATE CONSIDERED

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Use as many sheets as necessary)



Complete if Known

Application Number	09/866938
Filing Date	May 29, 2001
First Named Inventor	Noble Jr., Wendell
Group Art Unit	2813
Examiner Name	Chen, Jack

Sheet 3 of 6

Attorney Docket No: 00303.330US3

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		BOMCHIL, G, et al. , "Porous Silicon: The Material and its Applications in Silicon-On-Insulator Technologies", <u>Applied Surface Science</u> , 41/42, (1989),604-613	
		BURNETT, D., et al. , "Implications of Fundamental Threshold Voltage Variations for High-Density SRAM and Logic Circuits", <u>1994 Symposium on VLSI Technology, Digest of Technical Papers</u> , Honolulu, HI,(June 1994),15-16	
		BURNETT, D., et al. , "Statistical Threshold-Voltage Variation and its Impact on Supply-Voltage Scaling", <u>Proceedings SPIE: Microelectronic Device and Multilevel Interconnection Technology</u> , 2636, (1995),83-90	
		CHEN, M., et al. , "Back-Gate Forward Bias Method for Low Voltage CMOS Digital Circuits", <u>IEEE Transactions on Electron Devices</u> , 43, (1996),904-909	
		CLEMEN, R., et al. , "VT-compensated TTL-Compatible Mos Amplifier", <u>IBM Technical Disclosure Bulletin</u> , 21, (1978),2874-2875	
		DE, V.K. ,et al. , "Random MOSFET Parameter Fluctuation Limits to Gigascale Integration (GSI)", <u>1996 Symposium on VLSI Technology, Digest of Technical Papers</u> , Honolulu, HI,(June 11-13, 1996),198-199	
		DEBAR, D.. E. , "Dynamic Substrate Bias to Achieve Radiation Hardening", <u>IBM Technical Disclosure Bulletin</u> , 25, (1983),5829-5830	
		FONG, Y., et al. , "Oxides Grown on Textured Single-Crystal Silicon-- Dependence on Process and Application in EEPROMs", <u>IEEE Transactions on Electron Devices</u> , 37(3), (March 1990),pp. 583-590	
		FORBES, L., "Automatic On-clip Threshold Voltage Compensation", <u>IBM Technical Disclosure Bulletin</u> , 14, (1972),2894-2895	
		FORBES, L., et al. , "Resonant Forward-Biased Guard-Ring Diodes for Suppression of Substrate Noise in Mixed-Mode CMOS Circuits", <u>Electronics Letters</u> , 31, (April 1995),720-721	
		FOSTER, R., et al. , "High Rate Low-Temperature Selective Tungsten", In: <u>Tungsten and Other Refractory Metals for VLSI Applications III</u> , V.A. Wells, ed., Materials Res. Soc., Pittsburgh, PA,(1988),69-72	
		FRANTZ, H., et al., "Mosfet Substrate Bias-Voltage Generator", <u>IBM Technical Disclosure Bulletin</u> , 11, (March 1969),1219-1220	
		FUSE, T., et al., "A 0.5V 200MHz 1-Stage 32b ALU Using a Body Bias Controlled SOI Pass-Gate Logic", <u>1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers</u> , (1997),286-287	
		GONG, S., et al. , "Techniques for Reducing Switching Noise in High Speed Digital Systems", <u>Proceedings of the 8th Annual IEEE International ASIC Conference and Exhibit</u> , Austin, TX,(1995),21-24	
		HAO, M.Y. ,et al. , "Electrical Characteristics of Oxynitrides Grown on Textured Single-Crystal Silicon", <u>Appl. Phys. Lett.</u> , 60, (Jan. 1992),445-447	
		HARADA, M., et al. , "Suppression of Threshold Voltage Variation in MTCMOS/SIMOX Circuit Operating Below 0.5 V", <u>1996 Symposium on VLSI Technology, Digest of Technical Papers</u> , Honolulu, HI,(June 11-13, 1996),96-97	

EXAMINER

DATE CONSIDERED


Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**

(Use as many sheets as necessary)



Sheet 4 of 6

Complete if Known

Application Number	09/866938
Filing Date	May 29, 2001
First Named Inventor	Noble Jr., Wendell
Group Art Unit	2813
Examiner Name	Chen, Jack

Attorney Docket No: 00303.330US3

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS


Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		HEAVENS, O., <u>Optical Properties of Thin Solid Films</u> , Dover Pubs. Inc., New York,(1965),155-206	
		HORIE, H., et al. , "Novel High Aspect Ratio Aluminum Plug for Logic/DRAM LSI's Using Polysilicon-Aluminum Substitute", <u>Technical Digest: IEEE International Electron Devices Meeting</u> , San Francisco, CA,(1996),946-948	
		JUN, Y.K. ,et al. , "The Fabrication and Electrical Properties of Modulated Stacked Capacitor for Advanced DRAM Applications", <u>IEEE Electron Device Letters</u> , 13, (Aug. 1992),430-432	
		JUNG, T.S. ,et al. , "A 117-mm ² 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications", <u>IEEE Journal of Solid-State Circuits</u> , 31, (Nov. 1996),1575-1583	
		KIM, Y.S. ,et al. , "A Study on Pyrolysis DMEAA for Selective Deposition of Aluminum", In: <u>Advanced Metallization and Interconnect Systems for ULSI Applications in 1995</u> , R.C. Ellwanger, et al., (eds.), Materials Research Society, Pittsburgh, PA,(1996),675-680	
		KLAUS, et al. , "Atomic Layer Controlled Growth of SiO ₂ Films Using Binary Reaction Sequence Chemistry", <u>Applied Physics Lett.</u> 70(9), (3 March 1997),1092-94	
		KOSHIDA, N., et al. , "Efficient Visible Photoluminescence from Porous Silicon", <u>Japanese Journal of Applied Physics</u> , 30, (July 1991),L1221- L1223	
		LEHMANN, et al. , "A Novel Capacitor Technology Based on Porous Silicon", <u>Thin Solid Films</u> 276, Elsevier Science, (1996),138-42	
		LEHMANN, V., "The Physics of Macropore Formation in Low Doped n-Type Silicon", <u>Journal of the Electrochemical Society</u> , 140(10), (Oct. 1993),2836-2843	
		MASU, K., et al. , "Multilevel Metallization Based on Al CVD", <u>1996 IEEE Symposium on VLSI Technology, Digest of Technical Papers</u> , Honolulu, HI,(June 11-13, 1996),44-45	
		MCCREDIE, B.D. ,et al. , "Modeling, Measurement, and Simulation of Simultaneous Switching Noise", <u>IEEE Transactions on Components, Packaging, and Manufacturing Technology -- Part B</u> , 19, (Aug. 1996),461-472	
		MULLER, K., et al. , "Trench Storage Node Technology for Gigabit DRAM Generations", <u>Digest IEEE International Electron Devices Meeting</u> , San Francisco, CA,(Dec. 1996),507-510	
		OHBA, T., et al. , "Evaluation on Selective Deposition of CVD W Films by Measurement of Surface Temperature", In: <u>Tungsten and Other Refractory Metals for VLSI Applications II</u> , Materials Research Society, Pittsburgh, PA,(1987),59-66	
		OHBA, T., et al. , "Selective Chemical Vapor Deposition of Tungsten Using Silane and Polysilane Reductions", In: <u>Tungsten and Other Refractory Metals for VLSI Applications IV</u> , Materials Research Society, Pittsburgh, PA,(1989),17-25	
		OTT, A.W. ,et al. , "Al ₂ O ₃ Thin Film Growth on Si(100) Using Binary Reaction	

EXAMINER

DATE CONSIDERED

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE
STATEMENT BY APPLICANT**
(Use as many sheets as necessary)



Complete if Known

Application Number	09/866938
Filing Date	May 29, 2001
First Named Inventor	Noble Jr., Wendell
Group Art Unit	2813
Examiner Name	Chen, Jack

Sheet 5 of 6

Attorney Docket No: 00303.330US3

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		Sequence Chemistry", Thin Solid Films, Vol. 292, (1997),135-44	
		PEIN, H., et al. , "A 3-D Sidewall Flash EPROM Cell and Memory Array", IEEE Transactions on Electron Devices, 40, (Nov. 1993),2126-2127	
		PEIN, H., et al. , "Performance of the 3-D PENCIL Flash EPROM Cell and Memory Array", IEEE Transactions on Electron Devices, 42, (November, 1995),1982-1991	
		PEIN, H..B. ,et al. , "Performance of the 3-D Sidewall Flash EPROM Cell", IEEE International Electron Devices Meeting, Technical Digest, (1993),11-14	
		PURI, Y., "Substrate Voltage Bounce in NMOS Self-biased Substrates", IEEE Journal of Solid-State Circuits, SC-13, (August 1978),515-519	
		RAMO, S., et al. , Fields and Waves in Communication Electronics, Third Edition, John Wiley & Sons, Inc.,(1994),pp. 428-433	
		SAGARA, K., et al. , "A 0.72 micro-meter ² Recessed STC (RSTC) Technology for 256Mbit DRAMs using Quarter-Micron Phase-Shift Lithography", 1992 Symposium on VLSI Technology, Digest of Technical Papers, Seattle, WA,(June 2-4, 1992),10-11	
		SAITO, M., et al. , "Technique for Controlling Effective V _{th} in Multi-Gbit DRAM Sense Amplifier", 1996 Symposium on VLSI Circuits, Digest of Technical Papers, Honolulu, HI,(June 13-15, 1996),106-107	
		SEEVINCK, E. ,et al. , "Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's", IEEE Journal of Solid State Circuits, 26(4), (April 1991),pp. 525-536	
		SENTHINATHAN, R., et al. , "Reference Plane Parasitics Modeling and Their Contribution to the Power and Ground Path "Effective" Inductance as Seen by the Output Drivers", IEEE Transactions on Microwave Theory and Techniques, 42, (Sep. 1994),1765-1773	
		SHERONY, M.J. ,et al. , "Reduction of Threshold Voltage Sensitivity in SOI MOSFET's", IEEE Electron Device Letters, 16, (Mar. 1995),100-102	
		SHIMOMURA, K., et al. , "A 1V 46ns 16Mb SOI-DRAM with Body Control Technique", 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, (Feb. 6, 1997),68-69	
		STANISIC, B.R. ,et al. , "Addressing Noise Decoupling in Mixed-Signal IC's: Power Distribution Design and Cell Customization", IEEE Journal of Solid-State Circuits, 30, (Mar. 1995),321-326	
		STELLWAG, T.B. ,et al. , "A Vertically-Integrated GaAs Bipolar DRAM Cell", IEEE Transactions on Electron Devices, 38, (Dec. 1991),2704-2705	
		SU, D.K. ,et al. , "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", IEEE Journal of Solid-State Circuits, 28(4), (Apr. 1993),420-430	
		SUNTOLA, T., "Atomic Layer Epitaxy", Handbook of Crystal Growth, 3; Thin Films of Epitaxy, Part B: Growth Mechanics and Dynamics,	

EXAMINER

DATE CONSIDERED

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT
(Use as many sheets as necessary)

MAY 13 2002

JJC:PA
PATENT & TRADEMARK OFFICE USA

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Complete if Known	
Application Number	09/866938
Filing Date	May 29, 2001
First Named Inventor	Noble Jr., Wendell
Group Art Unit	2813
Examiner Name	Chen, Jack

Sheet 6 of 6

Attorney Docket No: 00303.330US3

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
		Amsterdam,(1994),pp. 601-663
		SZE, S.M. , VLSI Technology, 2nd Edition, Mc Graw-Hill, NY, (1988),90
		TAKATO, H., et al. , "High Performance CMOS Surrounding Gate Transistor (SGT) for Ultra High Density LSIs", IEEE International Electron Devices Meeting, Technical Digest, (1988),222-225
		TEMMLER, D., "Multilayer Vertical Stacked Capacitors (MVSTC) for 64Mbit and 256Mbit DRAMs", 1991 Symposium on VLSI Technology, Digest of Technical Papers, Oiso,(May 28-30, 1991),13-14
		VITTAL, A., et al. , "Clock Skew Optimization for Ground Bounce Control", 1996 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, San Jose, CA,(Nov. 10-14, 1996),395-399
		WANG, P.W , et al. , "Excellent Emission Characteristics of Tunneling Oxides Formed Using Ultrathin Silicon Films for Flash Memory Devices", Japanese Journal of Applied Physics, 35, (June 1996),3369-3373
		WATANABE, H., et al., "A Novel Stacked Capacitor with Porous-Si Electrodes for High Density DRAMs", 1993 Symposium on VLSI Technology, Digest of Technical Papers, Kyoto, Japan,(1993),17-18
		WATANABE, H., et al. , "An Advanced Fabrication Technology of Hemispherical Grained (HSG) Poly-Si for High Capacitance Storage Electrodes", Extended Abstracts of the 1991 International Conference on Solid State Devices and Materials, Yokohama, Japan,(1991),478-480
		WATANABE, H., et al. , "Device Application and Structure Observation for Hemispherical-Grained Si", J. Appl. Phys., 71, (Apr. 1992),3538-3543
		WATANABE, H., et al. , "Hemispherical Grained Silicon (HSG-Si) Formation on In-Situ Phosphorous Doped Amorphous-Si Using the Seeding Method", Extended Abstracts of the 1992 International Conference on Solid State Devices and Materials, Tsukuba, Japan,(1992),422-424
		YOSHIKAWA, K., "Impact of Cell Threshold Voltage Distribution in the Array of Flash Memories on Scaled and Multilevel Flash Cell Design", 1996 Symposium on VLSI Technology, Digest of Technical Papers, Honolulu, HI,(June 11-13, 1996),240-241

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional) 2 Applicant is to place a check mark here if English language Translation is attached